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Abs tract
A simple single channel analyser using standard +
components is described. High temperature stability
(0.002% / 0C) and resolution ( 100 pV) is achieved. The
two-level generator circuits described allow full DC R
coupling of the input pulses. The performance of these 0 Z2
circuits is discussed in detail and experimental AX
results presented. Z0
Introduction
The development of inexpensive linear integrated
circuits has made it worth the rethinking of the work-
ing principles of nuclear electronics equipment.
Circuits that are at the same time simpler, cheaper
and have superior performance can, in principle, be
developed. With these ideas in mind, and noticing
that the stability and trigger precision of commercial
single channel analysers seldom reach figures
compatible with the ones of linear pulse amplifiers,
we decided to exploit the possibility of having
improved performance through the use of standard
components like operational amplifiers, comparators
and zener diodes. In the present work we describe two
alternative circuits for single channel analysers and
discuss their performances.
DC two-level generator circui ts
The upper and lower DC voltage levels required to
define the window of a single channel analyser were
generated by circuits that, unlike the ones of most
commercial units (e.g. ORTEC 420A, H.P. 5583) which
only allow AC coupling, allow full DC coupling of the
pulses to be analysed.
Two alternative DC levels generator circuits are
shown in a schematic way in Figs. 1 and 2. In both
circuits the window width AE is constant and
independent on the base line voltage, E.
In the first one (Fig. 1) E is derived from a
potentiometer, R1, in parallel with a zener diode, Zip
which is fed through a resistor Ro . This DC level is
available at the output of operational amplifier A,
connected as a voltage follower. AE is generated
across potentiometer R2 in parallel with zener Z
which is fed by a current source Il . This voltage is
added to E in the way shown and E + A E is
available at the output of operational amplifier A2
The use of high impedance sources to feed the zeners
allow high temperature stability if the bias current
intensity is set for the value (IzT ) given by the
manufacturer. Current source I2 (- I) doesn't
need to be a high performance one, since it is used only
to sink I,, thus protecting the output of operational
amplifier A1.
I The second circuit it is shown in Fig. 2 and uses
the same basic components as the first one but in a
different arrangement: operational amplifier A2 is in
the feedback loop of A1, and the AE generator circuit
in the loop of A2. Now, E is obtained at the output
of A2 and E + A E at the output of A1 .
Fig. 1- DC level generator
configuration
circuit: first
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Fig. 2 DC level generator circuit: second
configuration
The importance of the input offset voltage and
bias currents of the operational amplifiers in the
performance of the circuits of Figs. 1 and 2 can be
discussed with the help of Figs. 3 and 4, respectively.
In these Figures Rj and R2 are the internal
resistances for the Thevenin equivalent circuit for
the generators of the voltages E and AE , e051 and
e 2 are the offset voltages of A1 and A2 ,
respectively, and Il+, Il , I2+ and I the input
bias currents for the operational ampli2fiers.
To reduce the input current errors the
compensation resistances R and R in Figs. 3 and
4, are made equal to R' an5 R2 respectively. In
practice since the values of R' and R' depend on the
setting of the potentiometers H1 and R2 of Figs. 1
and 2, the actual values to be taken are those for an
average setting, i.e. RdC R1 / 4 and Rc2 H2/ 4.
If the input offset currents for the operational
amplifiers A1 and A2 are I _ I1+ 1-
Io 2+ I2 respectively, we can write for the
output voltages of the circuit of Fig. 3:
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v2 = E + eosl+ R1I01
V1 E + AE + e si + eos2 + R1I01+R 2 02
and for the circuit of Fig. 4
V2 =E + eOsl + 1 01
1 E AE+eosl - eo62 + R1 01 - R2 Io2
These results show that, since the offset voltages and
currents are only given in absolute values, the actual
deviations from the exact values E and E + AE, are
the sme for both circuits.
Rc,
I2
Fig. 3 - First configuration equivalent circuit
IV1
Fig. 4 - Second configuration equivalent circuit
The single-channel analyser circuits
In Fig. 5 it is shown the actual circuit for the
version of the single-channel analyser based on a DC
level generator of the type of Fig. 1. The other
version, not shown, it is quite similar to this one
apart from the features that distinguish the circuit
of Fig. 2 from the one of Fig. 1. The single-channel
analyser circuit uses only NIM power supplies
(+24V, 100mA; +12V, 100mA; -12V, 50 m A).
Current source I, (refer to Fig. 1), has a good
temperature stability and it is built around operational
amplifier A3 ( 301 A type), high gain 2N 3638A
transistor and zener Z3. The calculated temperature
coefficient using a 1N 829 zener it is better than
0.2 PAA/OC for a current of 8mA.
A simple current source based on transistor
BFY 50 it is used for I2. The two networks for offset
compensation of operational amplifiers A1 and A2 are
based on transistors 2N 2905 in a standard configura-
tion which minimizes the offset drift. A switch before
A1 , allows the use of an external baseline voltage
(E ext).
The voltage comparison circuits CO , C1 and C2
are based on dual 711 comparators with capacitive
positive feedback to achieve high triggering precision,
in a configuration described by BAYER1. Zeners Z to
Z9 are used to give independent + 12V and -6 V
supplies for the comparators. The comparison voltages
for C , C1 and C are set for the near zero ( = 50 mV),
E anm E+ AE leveis, respectively. As the maximum
input differential voltage for the 711's is 5 Volts,
the input pulse amplitudes is reduced to half with two
1kQ resistors. The two 1.5kQ resistors before the
negative inputs of C1 and C2 allow compensation for the
input bias currents. The networks around the 2N2905
transistors and the 220k Q potentiometers are for
offset adjustment . Since the 711's haven't got offset
control, zero offset for the A1 -C1 and the A2 - C2
systems is achieved through the offset adjustment of
the respective operational amplifier, using a method
to be described in future work.
The logic circuitry is standard and based on a
7473 flip-flop and two single-shots fed by the output
of C1 and built with two-input NAND gates (7400). The
flip-flop, which is normally reset , is set by an input
pulse exceeding the E + AE level and thus_the single-
-shot output is inhibited through the Q output, when
the trailing edge of the pulse crosses the E level; for
pulses between E and E +AE that output it is not
inhibited and an output pulses arises. The second
single-shot it is always triggered at the same time
than the first one and, after a small delay introduced
by an RC integrator between two inverters, the flip-flop
is reseted.
The near zero level comparator, C0, is available
for timing and can be used, in principle, for pile-up
rejection logic circuitry.
Experimental results and discussion
The differential non-linearity was estimated at
the DC level generators outputs, by measuring the
variation of AE (using a floating input DVM) as a
function of the base line voltage E. It was found to
be less than 10 p V for channel widths of the order of
10- 100 mV, and 20 pV for widths of around lmV, for
both configurations of the single-channel analyser.
The integral linearity was measured by a method to
be described in future work using an ORTEC 448
precision pulse generator and a ramp voltage. The
difference between the DC level E and the pulse ampli-
tude necessary to trigger the comparator was measured
as a function of E. The integral non-linearity was
found to be less than 0.01 % for the two configurations.
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The trigger precision (resolution) for descrimina-
tion, which is defined as the half-width of the
derivative of the function that gives the probability
of triggering the discriminator (comparator output) as
a function of the input pulse amplitude, is 100 p V.
The temperature coefficients of the DC level
generators measured at the points E and E + AE (Fig. 5)
was measured to be better than 0.0015 and 0.003 % / 0C,
respectively, for the temperature range of 25 to
80 0C.
These experimental results show that the two
versions of single-channel analysers have very similar
performances. They allow precision,single channel
pulse amplitude measurements.
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Fig. 5 -
Complete circuit for the first configuration of the single-channel analyser
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